Phase-Change RAM (PRAM or PCRAM) is one of the most promising new technologies that may scale beyond current charge-based flash memories. Because of new materials, reliability is the most difficult challenges PRAM faces. Recent research work shows that the biggest current challenge is to reduce tail bits that limit the chip retention time. For the future technology nodes, challenges would come from retention time after scaling and suppression of resistance drift for stable multi-level cell (MLC) operations. In general, challenges for PRAM remain high as long as the fundamental understanding of phase change materials remains weak. Introduction It is well known that the conventional charge-based non-volatile memories are approaching their scaling physical limits [1] . A number of new non-volatile memories have been proposed [2-6] and among them phase-change RAM has been the most promising candidate [5, 6] . To enable this new technology, the researchers and engineers in the PRAM community have been working on three major challenges: write power, phase change materials, and reliability. The write power issue mainly comes from the gap between the current density provided by silicon driving devices and the current density required to melt phase change materials. The gap can be narrowed though various current confining structures [7] [8] [9] [10] . Integrating phase change materials into BEOL is not as easy as integrating phase change materials into re-writable CD/DVD. The features sizes of PRAM devices are small, in the nanometer range, and thus devices are very sensitive to the local variation of phase change materials. The reliability of PRAM is the most challenging topic because PRAM is a new technology and it is very dependent on the phase change materials adopted in the chips.
longer than 22 hours at 130°C. This implies a separate mechanism for retention loss of normal bits. The mechanism is directly confirmed by TEM observation. We first prepared a TEM specimen containing 10 RESET cells. Every cell on the specimen was imaged ( Fig. 10 (b) ) before the specimen received 150°C annealing in nitrogen. After the annealing, the cells were imaged again and compared ( Fig. 10 (c) ). All 10 cells showed the same result -the amorphous GST (aGST) region shrank significantly after the annealing. This is the evidence that grain growth from the aGST/ polycrystalline GST (cGST) boundary dominates normal bit retention time in our doped GST PRAM devices. However, the nucleation mechanism [13] may be still valid for other PRAM devices using GST with different composition or doping.
A retention failure model (Fig. 7) for PRAM using doped GST has been proposed [12] . In general, RESET cells suffer two retention loss mechanisms. Spontaneous nucleation and grain growth in aGST create the random tail bits, while grain growth from the aGST/cGST boundary dominates the normal bit retention time. This model well explains the different slopes in the failure probability plot (Fig.8) .
On the other hand, the grain growth model may introduce a potential issue for scaling-the mushroom-type PRAM may not provide enough data retention time after scaling to advance nodes, which have less current for RESET from driving devices. Figure 9 shows the retention time from cells RESET with different amount of amorphizing current. Indeed, less current gives shorter retention time. How to guarantee retention after scaling is a challenge for future.
Challenge III-Retention for MLC Resistance drift [14] may not be important for single-level cell operation, but it cuts the MLC operation window. Figure 10 compares 1~2 M cells programmed using two different programming approaches: i.) by 600uA RESET current but fast quenching and ii) by ~1.4mA RESET current but with a 400ns trailing pulse edge. Although there is no significant difference in resistance between bits programmed by the two approaches, but our newly developed characterization method [15] shows that the aGST volume for those fast-quenched cells is relatively smaller, and that its trap density in the aGST is lower (Fig. 16 ). For the cells programmed by high RESET current and slow quenching, they have larger aGST volume but more traps inside. A higher trap density could lead to more serious R-drift and even shorten the retention time for MLC operation. To find a way to completely stop R-drift will require more fundamental material studies using PRAM devices or else more innovative ways to track/characterize R-drift to guarantee MLC retention.
Conclusions
Although very significant progress has been made in PRAM, the fundamental understanding of phase change materials and PRAM devices is still weak. The technology challenges will continue even after PRAM is commercialized. 
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